# Bias Voltage DAC operating at cryogenic Temperatures for Solid-State Qubit Applications

P. Vliex\*§, C. Degenhardt\*, C. Grewing\*, A. Kruth\*, D. Nielinger\*, S. van Waasen\*† and S. Heinen‡
\*Central Institute of Engineering, Electronics and Analytics, Electronic Systems
Forschungszentrum Jülich GmbH, Jülich, Germany

†Faculty of Engineering, Communication Systems, University of Duisburg-Essen, Germany

‡Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen University, Germany

§p.vliex@fz-juelich.de, ORCID: 0000-0002-7193-7402

Abstract—A scalable eight channel DAC designed in a TSMC 65nm CMOS technology for generation of solid-state quantum bit (qubit) bias voltages is presented. Measurement results of the DAC and some additional auxiliary components like an on-chip amplifier and Sigma-Delta modulator at 6 K are discussed. With a low power consumption of 2.7  $\mu W$  per channel, the DAC fulfills the requirements to be placed next to qubits inside a mixing chamber of a dilution refrigerator, showing a promising way for scaling qubit numbers towards a quantum computer.

Index Terms—CMOS, cryogenic, DAC, qubit, quantum computing

#### I. INTRODUCTION

One of the promises of quantum computing is to perform certain tasks up to exponentially faster than a classical computer. Examples of the applications are quantum chemistry (e.g. catalyst research and protein folding) followed by search algorithms for unordered databases to cryptography (e.g. prime factorization) [1].

A prominent aspect in current research is scaling up the number of used qubits, like Google recently presented the operation of 53 qubits in their Sycamore processor [2]. One promising approach for further upscaling the control and readout electronics lies in utilizing modern CMOS technologies close to the qubits to overcome limitations when feeding an increasing number of lines into the cryostat. Compared to discrete electronics, the benefits of ICs are: smallest form factor, lowest power consumption, high performance and best efficiency when tailored to the application. All aspects bringing clear advantages to cope with the low area demand and power consumption inside a dilution refrigerator. It is already proven that CMOS circuits can operate at deep cryogenic temperatures [3]. However, only few cryogenic DACs are reported so far, see Table III.

Therefore, as a first prototype chip for integrated qubit control a specially designed IC was developed to be used at temperatures of  $100\,\mathrm{mK}$  to bias GaAs spin-based qubits. Fig. 1 shows a block level overview of the two Bias DACs, one to connect to the qubit and a duplicate wired to the auxiliary circuits for measurement purposes. Grey blocks are turned off when biasing the qubit. Section II describes the application and

the specific requirements. The following section III describes the multi-channel-output DAC. Section IV shows measurement results at cryogenic temperatures of approx. 6 K.




Fig. 1. Block diagram of Bias DACs connectivity.

## II. APPLICATION

Solid-state qubits have to be operated at cryogenic temperatures below liquid helium (4.2 K), commonly around  $100\,\mathrm{mK}$ , to maximize coherence and dephasing times. Such low temperatures can be reached by dilution refrigerators. The typical cooling power of nowadays dilution refrigerators at  $100\,\mathrm{mK}$  is around  $400\,\mathrm{\mu W}$  [4].

The requirements presented here are specific to GaAs and SiGe solid-state spin-based qubits [1]. These qubits are created by forming a quantum dot and trapping one or multiple electrons to build a qubit utilizing the quantum mechanical properties of electron spins. The Bias DAC is designed to supply up to 8 independent voltages simultaneously with a range of  $0\,\mathrm{V}$  to  $1\,\mathrm{V}$  and a step size of about  $125\,\mu\mathrm{V}$ , i.e.  $13\,\mathrm{bit}$  resolution, including a margin for the required  $12\,\mathrm{bit}$  of the qubit, see Table I. The total power consumption should be kept well below  $1\,\mathrm{mW}$  to prevent extremely heating up the dilution refrigerator, at best below the mentioned  $400\,\mu\mathrm{W}$ . The design considers all aspects for future scalability and is therefore optimized with respect to duplicating the DAC many times for biasing a high number of qubits.

TABLE I
REQUIREMENTS FOR GAAS QUBIT BIAS VOLTAGES

Parameter	Specification		
Voltage range	0 V to 1 V		
Stepsize	$250\mu\mathrm{V}~(\approx 12\mathrm{bit})$		
Temperature	$100\mathrm{mK}$		
Power	$\ll 1 \mathrm{mW}$		

## III. BIAS DAC

As circuit topology for the Bias DAC a charge-redistribution structure was chosen, as shown in Fig. 2.This topology has application specific advantages, e.g. no static power dissipation and bandwidth independent Johnson–Nyquist noise of  $\overline{v_n^2} = \frac{k_B T}{C}$ . Changes in capacitor properties, due to temperature decrease, are reported to be small [5]. Multiple output channels are created by demultiplexing the output of the DAC to various Sample and Hold (S&H) structures. The typically present output buffer is removed to minimize power, area and noise, since it is not required to charge the capacitor of the S&H in a single conversion step. The voltage on the storage capacitor  $C_{Storage}$  increases in discrete steps each time the DAC drives the specific output channel.




Fig. 2. Charge-redistribution DAC.

A periodical refresh of each output channel is necessary because of possible leakage currents or distortions at the S&H capacitor. Voltage changes due to these effects should be minimized and ideally stay in the lower tens of microvolt. This periodical refreshing of each output channel is leading to a voltage behavior due to leakage as is shown in Fig. 3a.




Fig. 3. Compensation of leakage by periodical refresh and independently coarse tune upper and lower reference voltages.

Simulations showed capacitance mismatch is posing a limit to go beyond about 10 bit of resolution without adding calibration. In [6] the effect of mismatch to DNL for the binary-weighted capacitive array with attenuation capacitor (BWA) is derived as:

$$\sigma_{DNL,BWA}^2 = \sigma_D^2 \approx 2^{\frac{3N}{2}} \cdot \left(\frac{\sigma_0}{C_0}\right)^2 \text{LSB}^2$$
 (1)

Multiplexing of 8 different external reference voltages to gain additional 3 bit of resolution, reaching the specified resolution of 12 bit, is proposed, as shown in Fig. 3b. Tuning the reference voltages results in a reduction from 1 V to 0.125 V charging the DAC capacitors. By  $P \propto V^2 \cdot f \cdot C$ , lowering the power consumption with a factor of  $(1/8)^2 = 1/64$ .

## A. Measurement Auxiliary Circuits

Due to the low driving strength of the DAC, intentionally only designed to counteract leakage currents of pA, some additional circuitry was added to the IC enabling measurement of the DAC, shown in Fig. 4. First, 3 different Operational Amplifier (OpAmp) configurations are included, see Fig. 5. Additionally, a  $\Sigma\Delta$ -modulator was designed to employ onchip analog-to-digital conversion in case the cabling or other noise sources (e.g. crosstalk of the long twisted-pair cables inside the dilution refrigerator) impose a problem to measure via the amplifiers. For later debugging, the same OpAmp is used for the integrators in the  $\Sigma\Delta$ -modulator. By filtering the bitstream output of the modulator, which is done digitally at room temperature, the averaged DC voltage level should be measurable. In addition, a window comparator (WC) is included to detect drifts of this voltage.




Fig. 4. On-chip auxiliary circuits enabling measurement of the Bias DAC.

The OpAmp topology used for the three configurations is a Miller-OpAmp, as shown in Fig. 5. M3 and M4 are used as a PMOS input differential stage, transistors M5 to M7 are designed as a cascode current mirror load. M11 and M12 are used as a class A output stage. R1 and C1 are used as dominant pole for stabilization. OpAmp configurations were included for test case purposes, enabling additional on-chip gain and optional voltage to current conversion for upcoming noise (mainly refresh, ref. to Fig. 3a) measurements.




Fig. 5. The OpAmp design and three different configurations present on-chip.

# IV. MEASUREMENT

Measurement was performed inside an Attocube attoDRY800 closed-cycle helium cryostat, which reaches base temperatures of about 6 K.

# A. Operational Amplifier

The OpAmp shows an open loop gain of 70 dB for both cryogenic (cryo) and room temperature (RT). The measured

offset voltage shift of about 2 mV is still in the range of process mismatch. However, when operated as unity gain buffer a clipping is apparent for input voltages higher than 700 mV, as shown in Fig. 6. The input common-mode voltage of the OpAmp is increasing above the threshold voltage of the input PMOS pair M3 and M4 in Fig. 5, the steep subthreshold slope at cryogenic temperatures renders an operation in moderate or weak inversion unfeasible. An increase by  $\Delta V_{DD}$  would shift the point of clipping by the same amount upwards. As the OpAmp is biased by an externally fed reference current, the power consumption is about the same for cryo (1.2 V:  $120 \,\mu W$ ,  $1.7 \,V$ :  $270 \,\mu W$ ) and RT (1.2 V:  $140 \,\mu W$ ,  $1.7 \,V$ : 240 µW). Unity gain bandwidth was measured with cabling load ( $\approx 100 \,\mathrm{pF}$ , no active probing possible due to cryostat setup) and shows a slight increase from 225 kHz at RT to 250 kHz at 6 K. The output voltage range is limited close to the ground rail, resulting in an output voltage of 54 mV at 0 V input for RT, which decreases to 33 mV at 6 K. An explanation is increased mobility requiring less drain source voltage  $V_{DS}$ for the equal amount of drain current. Hence, showing a fully functional OpAmp at temperatures down to approx. 6 K.




Fig. 6. Unity gain buffer sweep at RT and inside cryostat at 6 K.

# B. $\Sigma\Delta$ Modulator

The  $\Sigma\Delta$  Modulator requires the same supply voltage increase to 1.7 V as its internal circuitry is based on the previously described OpAmp and a track and latch comparator structure. The common-mode feedback (CMFB) voltage regulation of the (PMOS input pair) differential amplifier of the comparator is also set to lower values at cryogenic temperatures to avoid clipping effects. Fig. 7 shows the digitally filtered output of the  $\Sigma\Delta$ -modulator for an input voltage sweep (RT measurement equipment, 100 µV steps programmed, some steps are as small as  $57 \,\mu\text{V}$  and not induced by the  $\Sigma\Delta$ ). Both with a supply voltage of 1.7 V and similar reference current settings. At cryogenic temperatures the CMFB voltage setting was lowered from 700 mV to 500 mV leaving enough margin for the comparators to operate. Power consumption is in the range of about 1 mW. The offset in Fig. 7b poses no issue and can easily be subtracted. This offset shift by  $5\,\mathrm{mV}$  due to temperature change is consistent with the change expected due to offset shift in amplifier and comparator circuits. Voltages close to ground are again limited by the finite output voltage range of the OpAmps. The  $\Sigma\Delta$ -modulator shows similar performance for RT and deep cryogenic temperatures.

## C. Bias DAC

The Bias DAC was measured via an on-chip unity gain buffer and directly. The latter was possible by setting the




Fig. 7.  $\Sigma\Delta$  modulator filtered output over input voltage sweep.

Keysight 34470A multimeter to an input load of  $10~\mathrm{G}\Omega$  instead of  $10~\mathrm{M}\Omega$  default. Measuring via the unity gain buffer the voltage supply was increased to  $1.7~\mathrm{V}$  to measure the full output range of the Bias DAC  $0~\mathrm{V}$  to  $1~\mathrm{V}$  as discussed in section IV-A. Results for the nominal channel refresh rate  $f_R = 1/T_R = 390~\mathrm{kHz}$  (ref. to Fig. 3a) are shown in Fig. 8a and 8b. For getting these results one negative aspect of using reference voltage coarse tuning (ref. to Fig. 3b) had to be mitigated. Parasitic capacitance induces a gain error, creating a jump when switching coarse tuning regions, see Fig. 9a. Intermediate steps can be added to fill the missing output range by not directly going to the next  $125~\mathrm{mV}$  coarse tuning setting but rather add some steps by operating with  $250~\mathrm{mV}$  coarse tuning setting, see Fig. 3b showing upper  $V_U$  and lower  $V_L$  reference voltages. Comparing direct and via unity-




Fig. 8. Output of Bias DAC at channel refresh rate  $f_R=390~\rm kHz$  for Fig. 8a to 8d and  $f_R=3.9~\rm kHz$  for Fig. 8e to 8f. Legend of Fig. 8a apply to all graphs.

gain buffer measurements, a noticeable difference in DNL is visible, which indicates a non-negligible influence of the unity gain buffer. Moreover, a repeating pattern is visible for each




Fig. 9. Reference voltage coarse tuning effect and mitigation.

10 bit word (1023 LSBs) as this is the range of the DAC without switching reference voltages, see Fig. 8d. Measurements showed a sweet spot for power and performance at a channel refresh rate of 3.9 kHz, output voltage and corresponding DNL are shown in Fig. 8e and 8f, measured directly without any buffer. Substituting the measured  $\sigma_D = 0.495 \, \text{LSB}$  in (1) yields a capacitor mismatch of  $\sigma_0 = 0.003 \,\mathrm{C}_0$ . For all shown measurements in this section all eight channels of the Bias DAC were active and running. The power consumption of the Bias DAC at cryogenic temperatures is listed in Table II. 99.5 % of the Bias DAC power is dissipated in digital circuitry and scales well with CMOS technology node. Furthermore, it is not required to duplicate all of the digital blocks with each additional Bias DAC, because timing signals controlling the DAC can be generated only once on-chip and distributed to all Bias DACs, e.g. opening the reset or S&H switches, see Fig. 2. Only some digital memory circuitry is required for each individual DAC. A die photograph of the prototype chip is shown in Fig. 10. The DAC is compared with other cryogenic DACs in Table III and is filling the missing gap of an ultra-low power multi-channel DAC operating at cryogenic temperatures down to 6 K.

 $\label{eq:table II} \text{DAC Power Consumption for } f_R = 3.9\,\text{kHz}$ 

Block	Power consumption	
DAC core (Sw&MUX: Fig. 2&3b)	$77\mathrm{nW}$	
DAC reference voltages (Fig. 3b)	$3\mathrm{nW}$	
DAC digital (memory & logic)	21 μW	
DAC total	21.1 µW (2.63 µW per channel)	
Clock buffer	$4.3\mathrm{\mu W}$	
Total	25.4 μW (3.18 μW per channel)	

## V. CONCLUSION

An eight channel DAC operating at cryogenic temperatures of about 6 K was shown enabling a scalable solution for qubit biasing with an output voltage range of 1 V, consuming about  $2.7\,\mu\mathrm{W}$  per channel,  $99.5\,\%$  in digital logic and memory, which scales well with CMOS technologies nodes. A total chip power consumption of well below  $400\,\mu\mathrm{W}$  (including  $I^2\mathrm{C}$ , and other non-active blocks on the chip) allows for placement of the DAC inside the mixing-chamber of a dilution refrigerator and directly bondwire to the qubit chip. This is also the next step to show a promising scalable solution for qubit scaling by utilizing modern CMOS technologies.




Fig. 10. Die photograph of the prototype chip.

TABLE III COMPARISON WITH OTHER CRYOGENIC DACS.

	[7]	F01	FO1	.1. 1
	[7]	[8]	[9]	this work
Technology	$0.5\mathrm{\mu m}$	$0.5\mathrm{\mu m}$	$0.5\mathrm{\mu m}$	65 nm
	SiGe	SiGe	SOS	CMOS
	BiCMOS	BiCMOS	BiCMOS	
Temperature	$93.15{ m K}$	93.15 K	$4.2\mathrm{K}$	6 K
Туре	Current	Current	Current	Charge-
	steering	steering	steering	redistribution
Resolution	12 bit	8 bit	10 bit	13 bit
Channel	1	1	1	8
Power	$39.6\mathrm{mW}$	$3\mathrm{mW}$	$32.18\mathrm{mW}$	21.1 μW
Supply	$3.3\mathrm{V}$	3.3 V	3 V	1.2&2.5 V
Area	$6.3\mathrm{mm}^2$	$0.25\mathrm{mm}^2$	$1.1\mathrm{mm}^2$	$0.14\mathrm{mm}^2$

#### REFERENCES

- Vandersypen, L.M.K., Bluhm, H., Clarke, J.S. et al. "Interfacing spin qubits in quantum dots and donors—hot, dense, and coherent," npj Quantum Inf 3, 34 (2017).https://doi.org/10.1038/s41534-017-0038-y
- [2] Arute, F., Arya, K., Babbush, R. et al. "Quantum supremacy using a programmable superconducting processor," Nature 574, 505–510 (2019). https://doi.org/10.1038/s41586-019-1666-5
- [3] R. M. Incandela et al., "Characterization and Compact Modeling of Nanometer CMOS Transistors at Deep-Cryogenic Temperatures," IEEE Journal of the Electron Devices Society, vol. 6, pp. 996-1006, 2018
- [4] Ice Oxford, DRY ICE 10mK Dilution Cryostat, 2020, Accessed on: April 24, 2020. [Online]. Available: https://www.iceoxford.com/a-DRY-ICE-10mK-Dilution-Cryostat.htm
- [5] B. Patra et al., "Characterization and Analysis of On-Chip Microwave Passive Components at Cryogenic Temperatures," in IEEE Journal of the Electron Devices Society, vol. 8, pp. 448-456, 2020, doi: 10.1109/JEDS.2020.2986722.
- [6] M. Saberi et al., "Analysis of Power Consumption and Linearity in Capacitive Digital-to-Analog Converters Used in Successive Approximation ADCs," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 58, no. 8, pp. 1736-1748, Aug. 2011, doi: 10.1109/TCSI.2011.2107214.
- [7] Y. Yao et al., "A 12-Bit Cryogenic and Radiation-Tolerant Digital-to-Analog Converter for Aerospace Extreme Environment Applications," in IEEE Transactions on Industrial Electronics, vol. 55, no. 7, pp. 2810-2819, July 2008.
- [8] Z. Chen and F. F. Dai, "A 3mW 8-Bit radiation-hardened-by-design DAC for ultra-wide temperature range from -180 °C to 120 °C," 2011 IEEE International Symposium of Circuits and Systems (ISCAS), Rio de Janeiro, 2011, pp. 997-1000.
- [9] M.T. Rahmana and T. Lehmann, "A cryogenic DAC operating down to 4.2K," Cryogenics, Volume 75, 2016, Pages 47-55, ISSN 0011-2275, https://doi.org/10.1016/j.cryogenics.2016.02.003.